•  
  •  
 

Journal of Tashkent Institute of Railway Engineers

Abstract

The concurrent error-detection systems basic structural diagrams based on the check bits calculation and on the logical addition basis are described. A hybrid block diagram is presented in which the part of the diagnostics object outputs is transformed. The conditions for the use of binary separable codes for their use in the concurrent error-detection systems organization according to the method of logical addition are established.

First Page

109

Last Page

124

References

1. Ubar R., Raik J., Vierhaus H.-T. Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source). – Information Science Reference, Hershey – New York, IGI Global, 2011, 578 p.

2. Drozd A.V., Harchenko V.S., Antoshhuk S.G., Drozd Ju.V., Drozd M.A., Sulima Ju.Ju. Ra-bochee diagnostirovanie bezopasnyh informacionno-upravljajushhih sistem. – Pod red. A.V. Drozda i V.S. Harchenko. – Har'kov: Nacional'nyj ajerokosmicheskij uni-versitet im. N. E. Zhukovskogo «HAI», 2012, 614 s.

3. Kharchenko V., Kondratenko Yu., Kacprzyk J. Green IT Engineering: Concepts, Models, Complex Systems Architectures // Springer Book series "Studies in Systems, Decision and Control", Vol. 74, 2017, 305 p.

4. Parhomenko P.P., Sogomonjan E.S. Osnovy tehnicheskoj diagnostiki (optimizacija algoritmov diagnostirovanija, apparaturnye sredstva). – M.: Jenergoatomizdat, 1981, 320 s.

5. Nicolaidis M., Zorian Y. On-Line Testing for VLSI – A Compendium of Approaches // Journal of Electronic Testing: Theory and Application. – 1998. – Vol. 12. – Issue 1-2. – Pp. 7-20. – DOI: 10.1023/A:1008244815697.

6. Lala P.K. Self-Checking and Fault-Tolerant Digital Design. – San Francisco: Morgan Kaufmann Publishers, 2001, 216 p.

7. Sogomonjan E.S., Slabakov E.V. Samoproverjaemye ustrojstva i otkazoustojchivye sistemy. M.: Radio i svjaz', 1989, 208 s.

8. Sapozhnikov V.V., Sapozhnikov Vl.V. Samoproverjaemye diskretnye ustrojstva. – SPb: Jenergoatomizdat, 1992, 224 s.

9. Piestrak S.J. Design of Self-Testing Checkers for Unidirectional Error Detecting Codes. – Wrocław: Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995, 111 p.

10. Fujiwara E. Code Design for Dependable Systems: Theory and Practical Applications. – John Wiley & Sons, 2006, 720 p.

11. Gallager R.G. Low Density Parity Check Codes. – Cambridge: M.I.T. Press, 1963, 90 p.

12. Kasami T., Tokura N., Ivadari Jo., Inagaki Ja. Teorija kodirovanija // Perevod s japon-skogo A.V. Kuznecova pod redakciej B.S. Cybakova i S.I. Gel'fanda. – Moskva: Iz-datel'stvo «Mir», 1978, 576 c.

13. Gallager R.G. Principles of Digital Communication, Cambridge University Press, Cam-bridge, UK, 2008, 368 p.

14. Stempkovskiy A., Telpukhov D., Gurov S., Zhukova T., Demeneva A. R-code for concurrent error detection and correction in the logic circuits // 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), 29 January – 1 February 2018, Moscow, Russia, pp. 1430-1433, doi: 10.1109/EIConRus.2018.8317365.

15. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Kody Hjemminga v sistemah funk-cional'nogo kontrolja logicheskih ustrojstv. – SPb.: Nauka, 2018, 151 s.

16. Berger J.M. A Note on Error Detection Codes for Asymmetric Channels // Information and Control. – 1961. – Vol. 4. – Issue 1. – Pp. 68-73. – DOI: 10.1016/S0019-9958(61)80037-5.

17. Das D., Touba N.A. Weight-Based Codes and Their Application to Concurrent Error Detec-tion of Multilevel Circuits // Proceedings of the 17th IEEE VLSI Test Symposium, USA, CA, Dana Point, April 25-29, 1999, pp. 370-376.

18. Mehov V.B., Sapozhnikov V.V., Sapozhnikov Vl.V. Kontrol' kombinacionnyh shem na osnove modificirovannyh kodov s summirovaniem // Avtomatika i telemehanika. – 2008. – №8. – S. 153-165.

19. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Using Codes with Summation of Weighted Bits to Organize Checking of Combinational Logical Devices // Automatic Con-trol and Computer Sciences. – 2019. – Vol. 53. – Issue 1. – Pp. 1-11. – DOI: 10.3103/S0146411619010061.

20. Reynolds D.A., Meize G. Fault Detection Capabilities of Alternating Logic // IEEE Transac-tions on Computers. – 1978. – Vol. C-27. – Issue 12. – Pp. 1093-1098.

21. Mitra S., McCluskey E.J. Which Concurrent Error Detection Scheme to Shoose? // Proceed-ings of International Test Conference, 2000, USA, Atlantic City, NJ, 03-05 October 2000, pp. 985-994, doi: 10.1109/TEST.2000.894311.

22. Göessel M., Ocheretny V., Sogomonyan E., Marienfeld D. New Methods of Concurrent Checking: Edition 1. – Dordrecht: Springer Science+Business Media B.V., 2008, 184 p.

23. Gessel' M., Morozov A.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Logicheskoe dopolne-nie – novyj metod kontrolja kombinacionnyh shem // Avtomatika i telemehanika. – 2003. – №1. – S. 167-176.

24. Gessel' M., Morozov A.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Kontrol' kombinaci-onnyh shem metodom logicheskogo dopolnenija // Avtomatika i telemehanika. – 2005. – №8. – S. 161-172.

25. Das D.K., Roy S.S., Dmitiriev A., Morozov A., Gössel M. Constraint Don’t Cares for Opti-mizing Designs for Concurrent Checking by 1-out-of-3 Codes // Proceedings of the 10th In-ternational Workshops on Boolean Problems, Freiberg, Germany, September, 2012, pp. 33-40.

26. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Postroenie polnost'ju samoprove-rjaemyh struktur sistem funkcional'nogo kontrolja s ispol'zovaniem ravnovesnogo koda «1 iz 3» // Jelektronnoe modelirovanie. – 2016. – Tom 38. – №6. – S. 25-43.

27. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Postroenie samoproverjaemyh struktur sistem funkcional'nogo kontrolja na osnove ravnovesnogo koda «2 iz 4» // Problemy upravlenija. – 2017. – №1. – S. 57-64.

28. Saposhnikov Vl.V., Dmitriev A., Goessel M., Saposhnikov V.V. Self-Dual Parity Checking – a New Method for on Line Testing // Proceedings of 14th IEEE VLSI Test Symposium, USA, Princeton, 1996, pp. 162-168.

29. Saposhnikov Vl.V., Moshanin V., Saposhnikov V.V., Goessel M. Self-Dual Multi-Output Combinational Circuits with Output Data Compaction // Compendium of Papers IEEE Eu-ropean Test Workshop (ETW`97), Cagliari, Italy, May 28 – 30, 1997, pp. 107-111.

30. Gessel' M., Moshanin V.I., Sapozhnikov V.V., Sapozhnikov Vl.V. Obnaruzhenie neis-pravnostej v samoproverjaemyh kombinacionnyh shemah s ispol'zovaniem svojstv samodvojstvennyh funkcij // Avtomatika i telemehanika. – 1997. – №12. – S. 193-200.

31. Saposhnikov Vl.V., Saposhnikov V.V., Dmitriev A., Goessel M. Self-Dual Duplication for Er-ror Detection // Proceedings of 7th Asian Test Symposium, Singapore, 1998, pp. 296-300.

32. Saposhnikov Vl.V., Moshanin V., Saposhnikov V.V., Goessel M. Experimental Results for Self-Dual Multi-Output Combinational Circuits // Journal of Electronic Testing: Theory and Applications. – 1999. – Vol. 14. – Issue 3. – Pp. 295-300. – DOI: 10.1023/A:1008370405607.

33. Sapozhnikov V.V., Sapozhnikov Vl.V., Gjossel' M. Samodvojstvennye diskretnye ust-rojstva. – SPb: Jenergoatomizdat (Sankt-Peterburgskoe otdelenie), 2001, 331 s.

34. Morozov A., Saposhnikov V.V., Saposhnikov Vl.V., Goessel M. New Self-Checking Circuits by Use of Berger-codes // Proceedings of 6th IEEE International On-Line Testing Work-shop, Palma De Mallorca, Spain, 3-5 July 2000, pp. 171-176, doi: 10.1109/OLT.2000.856626.

35. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V., Pivovarov D.V. Primenenie rav-novesnogo koda «2 iz 4» pri organizacii samoproverjaemyh shem vstroennogo kontrolja na osnove ravnovesnogo koda // Informatika. – 2018. – Tom 15. – №4. – S. 72-86.

36. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V. O svojstvah koda s summirovaniem v shemah funkcional'nogo kontrolja // Avtomatika i telemehanika. – 2010. – №6. – S. 155-162.

37. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V., Pivovarov D.V. Ogranichenija na struktury komponentov polnost'ju samoproverjaemyh sistem vstroennogo kontrolja, sintezirovannyh metodom logicheskogo dopolnenija do ravnovesnogo koda «1 iz 3» // Jelektronnoe modelirovanie. – 2019. – Tom 41. – №1. – S. 27-42. – DOI: 10.15407/emodel.41.01.027.

38. Efanov D., Sapozhnikov V., Sapozhnikov Vl. Generalized Algorithm of Building Summation Codes for the Tasks of Technical Diagnostics of Discrete Systems // Proceedings of 15th IEEE East-West Design & Test Symposium (EWDTS`2017), Novi Sad, Serbia, September 29 – October 2, 2017, pp. 365-371, doi: 10.1109/EWDTS.2017.8110126.

39. Ghosh S., Basu S., Touba N.A. Synthesis of Low Power CED Circuits Based on Parity Codes // Proceedings of 23rd IEEE VLSI Test Symposium (VTS'05), 2005, pp. 315-320.

40. Aksjonova G.P. O funkcional'nom diagnostirovanii diskretnyh ustrojstv v uslovijah raboty s netochnymi dannymi // Problemy upravlenija. – 2008. – №5. –S. 62-66.

41. Das D., Touba N.A. Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes // Journal of Electronic Testing: Theory and Applications. – 1999. – Vol. 15. – Issue 1-2. – Pp. 145-155. – DOI: 10.1023/A:1008344603814.

42. Morosow A., Sapozhnikov V.V., Sapozhnikov Vl.V., Goessel M. Self-Checking Combinational Circuits with Unidirectionally Independent Outputs // VLSI Design. – 1998. – Vol. 5. – Issue 4. – Pp. 333-345. – DOI: 10.1155/1998/20389.

43. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Primenenie modul'nyh kodov s summirovaniem dlja postroenija sistem funkcional'nogo kontrolja kombinacionnyh logicheskih shem // Avtomatika i telemehanika. – 2015. – №10. – S. 152-169.

Share

COinS