The article presents a technique with a specific example of the rule for building [7, 4] Hamming code, correcting one error in the transmitted information combination. The purpose of the study is to increase the reliability of information transfer. The research methodology is based on the determination of a check digit using a programmable logic integrated circuit. As a result, the check bits are restored by information bits at characteristic points of the programmable logic integrated circuit. Recommendations are given on the practical use of check bits of the Hamming codes on the new element base based on programmable logic integrated circuits.
. V.N. Dumachev. Information Theory and Coding - Voronezh: Voronezh Institute of the Ministry of Internal Affairs of Russia, 2012. - 200 p. . D. Timonin. Once again about configuring the Altera FPGA // circuitry. 2001.№9 . Configuring SRAM - Based LUT Devices. Altera Application Note 116 . FPGA configuration EEPROM 65K, 128K and 256K AT17C65 AT17C128 AT17C256. Atmel Rev.Doc. 0391E - 05/97. . http // go.mail.ru . Forward Error Correction for Submarine Systems, Telecommunication Standardizations Section, International Telecommunication Union, G. 975.1, 2004. . Yanni Chen, Keshab K. Parhi “Area codes for BCH codes,” Department of Electrical Engineering and Computer Engineering University of Minnesota, Minneapolis, MN 55455 USA, 2006. . Sangho Yoon, Hanho Lee, Kihoon Lee, High-Speed Two-parallel Concatenated BCH-Based Super-FEC Architecture for Optical Communications, IEICE Trans. Fundamentals, vol. e93-A, No. 4, April 2010.
Masharipov, O.M. and Makhmudov, E.B
"Creating Checking Elemets of Hamming Codes on A New Elemental Base Based on Programmable Logical Integral Schemes,"
Acta of Turin Polytechnic University in Tashkent: Vol. 9
, Article 2.
Available at: https://uzjournals.edu.uz/actattpu/vol9/iss1/2